Theses/Disserations
Krishna K. Rangan
,
A M-SIMD Intelligent Memory
, M.S. Thesis, March 2001.
Dhananjai M. Rao
,
A Network Simulation Tool Kit
, M.S. Thesis, August 2000.
Swaminathan Subramanian
,
A Study of Partitioning Algorithms for Parallel Logic Simulation
, M.S. Thesis, January 2000.
Christopher H. Young
,
Methods for Optimistic Reclamation of Fossils in Time Warp Simulation
, PhD Thesis, May 1999.
Girindra D. Sharma
,
Time Warp Simulator Designs for Clusters of SMPs
, M.S. Thesis, April 1999.
Malolan Chetlur
,
Reducing Communication Overhead in Asynchronous Distributed Applications
, M.S. Thesis, December 1998.
Phani K. Putrevu
,
A Study of the Cost of Extending SAVANT to the SUAVE Language
, M.S. Thesis, December 1998.
Balakrishnan Kannikeswaran
,
A Comparison of Load Balancing Algorithms on WARPED
, M.S. Thesis, November 1998.
Narayan V. Thondugulam
,
Unsynchronized Parallel Discrete Event Simulation
, M.S. Thesis, November 1998.
Umesh Kumar V. Rajasekaran
,
Improving the Communication Subsystem Performance of WARPED
, M.S. Thesis, November 1998.
Krishnan Subramani
,
The Design of a Time Warp Synchronized VHDL Simulation Kernel
, M.S. Thesis, February 1998.
Kothanda Rama Subramanian Umamageswaran
,
A Framework for Proving Equivalences of VHDL Descriptions using PVS
, M.S. Thesis, September 1997.
Nael B. Abu-Ghazaleh
,
Shared Control Multiprocessors - A Paradigm for Supporting Control Parallelism on SIMD-like Architectures
, PhD Dissertation, July 1997.
Vijay Balakrishnan
,
A Framework for Performance Evaluation of Parallel Discrete Event Simulators
, M.S. Thesis, March 1997.
Sheetanshu L. Pandey
,
A Model for the Dynamic Semantics of VHDL for CAD Tool Optimization
, M.S. Thesis, December 1996.
Raghunandan Rajan
,
Selecting Cancellation Strategies in Time Warp Simulators
, M.S. Thesis, February 1996.
Loy M. D'Souza
,
Determining the Global Virtual Time in an Optimistic Distributed Simulation Environment
, M.S. Thesis, June 1995.
Sidhartha Mohanty
,
An Integrated Design Environment for Rapid System Prototyping, Performance Modeling and Analysis using VHDL
, M.S. Thesis, September 1994.
Praveen Chawla
,
Assignment Strategies for Parallel Discrete Event Simulation of Digital Systems
, PhD Dissertation, August 1994.
Venkatram Krishnaswamy
,
Design and Implementation of a Framework for Graphical Visualization of Performance Data
, M.S. Thesis, July 1994.
Nael B. Abu-Ghazaleh
,
Variable Instruction Scheduling for Efficient MIMD Interpretation on SIMD Computers
, M.S. Thesis, June 1994.
Avinash C. Palaniswamy
,
Dynamic Parameter Adjustment to Speedup Time Warp Simulation
, PhD Dissertation, April 1994.
Xianzhi Fan
,
On the Complexity of Optimizing Instruction Issue Cycles for SIMD Intrepretation of MIMD
, M.S. Thesis, January 1994.
Avinash C. Palaniswamy
,
Performance Enhancements and Analysis of the Rotor Dataflow Architecture
, M.S. Thesis, July 1991.
Norman E. Mause
,
Abstract Data Types in the VHDL Description and Simulation Environments
, M.S. Thesis, June 1991.
Shashank Goel
,
Ada Compiler Evaluation for Realtime Embedded Computer Applications
, M.S. Thesis, June 1990.
Nicholas Rethman
,
RAPID: A Design Environment for Developing Integrated Hardware and Software Systems
, M.S. Thesis, June 1990.
Tim Fischer
,
Performance Evaluation of a Circulating-Node Data Flow Architecture
, M.S. Thesis, June 1989.
Philip A. Wilsey
E-mail
:
philip.wilsey@ieee.org
Experimental Computing Laboratory
Tel
: 513-556-4779
Department of ECE
Fax
: 513-556-7326