next up previous contents
Next: Contents

TyVIS
A VHDL Simulation Kernel
(Documentation for version 1.02)

Krishnan Subramani, Malolan Chetlur, Timothy J. McBrayer,
Radharamanan Radhakrishnan and Philip A. Wilsey
Computer Architecture Design Laboratory
Dept of ECECS, PO Box 210030
Cincinnati, OH 45221-0030
savant@ececs.uc.edu











Copyright ©1995-1999 The University of Cincinnati. All rights reserved.


Published by the University of Cincinnati
Dept of ECECS, PO Box 210030
Cincinnati, OH 45221-0030 USA


Permission is granted to make and distribute verbatim copies of this manual provided the copyright notice and this permission notice are preserved on all copies.


Permission is granted to copy and distribute modified versions of this manual under the conditions for verbatim copying, provided that the entire resulting derived work is distributed under the terms of a permission notice identical to this one.


Permission is granted to copy and distribute translations of this manual into another language, under the above conditions for modified versions.



 

Radharamanan Radhakrishnan
1999-03-24